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Steady-State Analysis and Designing Impedance
Network of Z-Source Inverters
Sumedha Rajakaruna, Senior Member, IEEE, and Laksumana Jayawickrama
Abstract—All possible steady states of a Z-source inverter are
identified and analyzed with the objective of deriving design guide-
lines for the symmetrical impedance network. This paper shows
that, in addition to the desired three dynamic states, an operating
cycle can contain another three static states that do not contribute
to the power conversion process. These three static states can be
avoided by selecting suitably large capacitors and inductors. By
using the equations derived in the steady-state analysis, this paper
presents guidelines to design the impedance network accurately
for the case where the inverter is operated only in active and
shoot-through states. The proposed design method can also be
used to predict the critical values of capacitance and inductance
below which static states appear during the operating cycle. Com-
puter simulations and laboratory experiments are used to verify
the design method and to demonstrate the appearance of static
states when the capacitors and inductors are sized lower than their
critical values.
Index Terms—Impedance network, operating states, ripple
factor, Z-source.
I. INTRODUCTION
DUE TO THE recent advancements in the fields of energyconversion and energy storage, a need has arisen to de-
sign inverters which can operate successfully with variable-
voltage sources such as fuel cells and ultracapacitors. The
conventional voltage source inverter (VSI), which is the most
commonly used type of inverter, suffers from the drawback
that it cannot boost the voltage of the input source. Thus, a
separate voltage-boosting dc/dc converter is needed to interface
the variable-voltage source with the conventional VSI. This cas-
caded arrangement of two power converters increases not only
the complexity of circuitry and control but also the cost and the
space requirement. In order to satisfy the pressing needs for a
single converter that is capable of both voltage boosting and
inversion, many new inverter topologies have been proposed in
the recent past. [1], [2]. Among these new topologies, Z-source
inverter (ZSI) has attracted wide attention over the others
mainly because it continues to employ a conventional VSI as
the power converter yet with a modified dc-link stage [2]–[18].
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Fig. 1. ZSI with a symmetrical impedance network.
As shown in Fig. 1, a diode (Ds) and an impedance network
connected between the variable dc voltage source and the
conventional VSI are the main differences in the power circuit.
As can be seen in the figure, a symmetrical impedance network
consists of two identical inductors and two identical capacitors
connected in a specific manner to achieve the desired properties.
The impedance network changes the circuit configuration from
that of a voltage source to an impedance source (i.e., Z-source).
It allows the VSI to be operated in a new state called the shoot-
through state in which the two switching devices in the same
inverter leg are simultaneously switched-on to effect a short
circuit to the dc link. As the capacitors may be charged to
higher voltages than the input source voltage, the diode Ds
is necessary to prevent discharging of them through the input
source.
Due to the obvious advantages of ZSI, it has been adopted
for various applications, as evident from recent literature
[3]–[9]. They include ac motor drives [3], fuel cell vehicles [4],
uninterruptible power supplies [5], residential photovoltaic sys-
tems [6], electronic loads [7], wind power conversion [8], and
distributed generation [9]. Furthermore, new converter topolo-
gies based on the ZSI concept have also been proposed to
improve the performance of the original converter in specific
applications [9]–[13]. Some of the currently available literature
on ZSI [14]–[16] mainly focuses on how to control the switch-
ing devices of the VSI with the additional degree of freedom
brought in by the shoot-through state. Maximizing the voltage-
boost ratio while minimizing the device stresses is the aim of
most of the work published so far in this area. However, only a
few publications can be found on the topic of designing the im-
pedance network of the ZSI and the possible modes of operation
in steady state. Shen and Peng [17] have identified five possible
states of operation when the inductance becomes low. However,
the capacitance is still assumed to be large, and there is no
method proposed to calculate the critical values of inductance
and capacitance below which unwanted operating modes would
appear. Both the capacitor and inductor are assumed to vary
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Fig. 2. Switching equivalent of ZSI.
over a large range, and the waveforms are considered to be
nonlinear in [18]. Consequently, it systematically shows that
there are six possible operating states. However, a guideline to
size the inductor and capacitor so that ZSI does not operate
in the unnecessary operating states has not been presented so
far. Therefore, the objective of this paper is to present such a
design guideline, after presenting a clear analysis of the steady-
state operation of the impedance network. It also demonstrates
how the critical values of inductance and capacitance can be
calculated.
The next section of this paper is devoted to a detailed steady-
state analysis of ZSI. The set of nonlinear equations derived in
Section II is then used in Section III to propose a method to size
the impedance network for the case where the inverter operates
only in active and shoot-through states. Computer simulations
and experimental results are presented in Section IV to verify
the accuracy of the design method. Finally, derived conclusions
are presented in Section V.
II. STEADY-STATE ANALYSIS OF ZSI
The operating state of the impedance network at the dc link is
decided by the switching states of the semiconductor devices on
its input and output terminals. As shown in Fig. 2, the diode Ds
on its input side has two switching states as “On” and “Off,”
and the VSI on its output side has three switching states as
1, 2, and 3. In state 1, which is known as “Open” state [2],
VSI applies one of the two zero-switching vectors to the load
while open circuiting its input terminals. Similarly, in state 2,
known as “Active” state [2], VSI applies one of the six nonzero-
switching vectors to the load while drawing a load-dependent
current from its input source. The current drawn from the
impedance network during this state can be represented by a
constant current source I0 by neglecting its ripple content [2].
A conventional VSI can only be operated in one of these two
input states. However, with the impedance network on the dc
link, the VSI of the ZSI can be operated in a third input state,
which is known as the “Shoot-Through” state [2]. During this
state, input terminals of the VSI are effectively short-circuited
by switching on the devices at the top and bottom of one or
more of its three legs. Thus, in general, the impedance network
of the ZSI at a given time can operate in any one of the six
possible states given in Table I.
TABLE I
POSSIBLE OPERATING STATES OF THE IMPEDANCE NETWORK
During a switching cycle of the VSI, the impedance network
may operate in up to a maximum of six states. However, as will
be seen later in the following sections, the Open-1, Active-1,
and Shoot-Through-1 states are the desired states in practical
applications. The other three states, namely, Open-2, Active-2,
and Shoot-Through-2 states, are undesirable and are to be
avoided by proper sizing of the inductors and capacitors of the
impedance network.
Prior to analyzing the voltage–current variations in each of
the six possible states, the common equations that describe the
impedance network in general can be written as
Vl =L(dIl/dt) Ic = C(dVc/dt) (1)
Vs =Vc + Vl Is = Ic + Il (2)
Vi =Vc − Vl Ii = Il − Ic (3)
where Vl and Il are the voltage across and current through any
of the two inductors, Vc and Ic are the voltage and current of
any of the capacitors, Vs and Is are the voltage and current at
the input terminals of the impedance network connected to the
source through the diode, and Vi and Ii are the voltage and
current at the input terminals of the VSI. The characteristics
of each operating state can be described separately, as given in
the following sections by neglecting the presence of parasitic
resistances of the source, inductors, and the capacitors.
A. Open-1 State
The equations that define the Open-1 state are given by
Vs = Es Ii = 0. (4)
By substituting (4) in (1)–(3), the voltage across the capacitor









Vc =Es + XO sin(ωt + ΦO) (5)







(VciO − Es)2 + [IliO/(Cω)]2 (8)
ΦO = tan−1 ((VciO − Es)ωC/IliO) (9)
with the initial values of capacitor voltage and inductor current
in Open-1 state denoted by VciO and IliO, respectively. With
positive values of VciO and IliO, the range of the initial angle
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is Φ0 < π/2. As a result, the capacitor voltage will increase in
a sinusoidal manner with time. Furthermore, the inductor and
output voltages in this state are given by
Vl = Es − Vc Vi = 2Vc − Es. (10)
At ωt + ΦO = π/2, the capacitor voltage achieves its peak
value, and the inductor and source currents drop to zero. If
the VSI is operated in Open state beyond the limiting time
of tO max = (π/2 − ΦO)/ω, the diode Ds would turn off as
the source current tries to flow in the reverse direction. This
signifies the end of Open-1 state and the beginning of Open-2
state.
B. Open-2 State
In the Open-2 state, the diode remains in the OFF state and the
VSI in the Open state. Therefore, the state-defining equations
are given as
Is = 0 Ii = 0. (11)
Since the impedance network remains isolated from the source
and the load, all the system variables remain constant during
this state. In order to avoid this state, the necessary condition
can be seen as
IlfO > 0 (12)
where IlfO is the final value of inductor current in the Open-1
state.
C. Active-1 State
As can be seen in the equivalent circuit given in Fig. 2,
the only difference between Open-1 and Active-1 states is the
presence of the constant current source I0 across the input
terminals of the VSI.
The state-defining equations for Active-1 state are
Vs = Es Ii = I0. (13)
Substituting (13) in (1)–(3), the capacitor voltage and system
currents can be derived as
Vc =Es + XA sin(ωt + ΦA) (14)




(VciA − Es)2 + [(IliA − I0)/(Cω)]2 (16)
ΦA = tan−1 ((VciA − Es)ωC/(IliA − I0)) (17)
with the initial values of the capacitor voltage and inductor cur-
rent in Active-1 state given by VciA and IliA, respectively. As
for the inductor voltage and output current, their relationships
with capacitor voltage, as given by (10), hold true even for
the Active-1 state. Comparing (14) and (15) with those for the
Open-1 state given in (5) and (6), it can be seen that Open-1
state is a special case of Active-1 state, where I0 = 0. As
the load current I0 increases from zero, the peak value of the
sinusoidal components of both capacitor voltage and inductor
current will decrease and reach a minimum when I0 = IlA.
Furthermore, the initial angle ΦA will increase with increasing
I0 and reach a value of π/2 at I0 = IliA.
From (15), it can be seen that the current through the diode Is
will be zero and the diode will turn off when Il = −Ic = I0/2.
It is interesting to note here that the capacitor voltage charges
to the peak value and then discharges before approaching the
above operating point which marks the end of Active-1 state
and the beginning of Active-2 state. If the duration of the
Active-1 period is tA, the final values of the two state variables
can be written as
VcfA = Es + XA sin(ωtA + ΦA) (18)
IlfA = I0 + XAωC · cos(ωtA + ΦA). (19)
D. Active-2 State
The state-defining equations for Active-2 state are
Ii = I0 Is = 0. (20)
Substituting (20) in (2) and (3), it can be seen that the cur-
rents remain constant at Il = −Ic = I0/2 and the capacitor
discharges linearly with time at the rate of I0/(2C).
In order to avoid Active-2 state from appearing during oper-
ation, the necessary condition is
IlfA > I0/2. (21)
E. Shoot-Through-1 State
The state-defining equations for shoot-through-1 state are
Is = 0 Vi = 0. (22)
Substituting (22) in (1)–(3), the capacitor voltage and its current
can be found as
Vc = Vl = Vs/2 = XS sin(ωt + ΦS) (23)




(VciS)2 + (−IliS/Cω)2 (25)
ΦS = tan−1(−VciSωC/IliS) (26)
with the initial values of capacitor voltage and inductor current
in Shoot-Through-1 state given by VciS and IliS , respectively.
Since π/2 < ΦS < π with positive capacitor voltages and in-
ductor currents found in practical converters, the capacitor
voltage given by (23) drops from its initial value in a sinusoidal
manner with increasing time in this state. Simultaneously, the
inductor current given by (24) increases toward its peak value
in a sinusoidal manner with increasing time. This indicates that
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the energy stored in the capacitors during Open and Active
states is transferred to inductors during the Shoot-Through
state, thereby allowing the boosting of the voltage applied to the
VSI. The Shoot-Through-1 state ends and the Shoot-Through-2
state begins when the diode Ds gets forward biased and comes
in to conduction. This occurs when Vs drops to the level of Es.
Thus, from (23), it can be seen that Vc = Es/2 at the end of
Shoot-Through-1 state. If the duration of the Shoot-Through-1
state is tS , the final values of the two state variables can be
written as
VcfS =XS sin(ωtS + ΦS) (27)
IlfS = − XSωC · cos(ωtS + ΦS). (28)
F. Shoot-Through-2 State
The defining equations of Shoot-Through-2 state can be
written as
Vs = Es Vi = 0. (29)
Substituting (29) in (1)–(3), it can be seen that Vc = Vl = Es/2
and Ic = 0 in this state. Moreover, the inductor current ramps
up linearly at a rate of Es/(2L) with time. Thus, it is unsafe
to let the converter operate for long periods in this state, as
the increasing currents could soon damage the diode Ds and
the switching devices of the VSI. In order to prevent appear-
ing of Shoot-Through-2 state during operation, the necessary
condition is
VcfS > Es/2. (30)
G. Overview of Operating States
From the preceding discussion, it is clear that the Open-2,
Active-2, and Shoot-Through-2 states do not contribute to the
power conversion process and should be avoided. Thus, they
are named as “static states” in this paper. Practical converters
are operated only in two or three of the Open-1, Active-1 and
Shoot-Through-1 states. They are hereby named as “dynamic
states.” Since the three static states appear only when the
capacitor voltage and inductor current fluctuate in a wide range,
leading to the violation of conditions given in (12), (21), and
(30), it is necessary to limit the ripples of the related voltage and
current by increasing the sizes of the inductors and capacitors
appropriately. Thus, after designing the circuit, a check can be
made with these three conditions to ensure the limitation of
operation only to the three dynamic states.
III. DESIGNING OF IMPEDANCE NETWORK
A. Design Based on Sinusoidal Waveforms
As discussed in Section II, Open-1 and Active-1 states be-
have in a similar manner. Therefore, Open-1 period can be
considered as part of the Active-1 period without much error
in the design. The three static states are also neglected as they
Fig. 3. Steady-state waveforms of (a) capacitor voltage and (b) inductor
current.
are not useful to the power conversion process and should be
avoided by appropriately sizing the inductors and capacitors.
Therefore, ZSI is assumed to be operating only in the Active-1
and Shoot-Through-1 states, as proposed in [2].
Since the final value of a variable in one state is the initial
value of the same variable in the other state, the boundary
conditions can be defined as
VciA =VcfS = Vmin VciS = VcfA = Vmax (31)
IliA = IlfS = Imax IliS = IlfA = Imin (32)
where Vmin and Vmax are the minimum and maximum values of
the capacitor voltage and Imin and Imax are the minimum and
maximum values of inductor current, respectively. Furthermore,
since one switching cycle of VSI consists of only Shoot-
Through-1 and Active-1 states, the two periods can be written
as tS = dsTs and tA = (1 − ds)Ts, respectively, where Ts is
the period of switching cycle at the dc link and ds is the
duty ratio of the Shoot-Through-1 state. It should be noted
here that Ts in these equations is one-half of the switching
period of VSI, as the two half cycles of a VSI switching
cycle produce identical switching patterns on the dc link. The
variables introduced before are used to describe the wave-
forms of capacitor voltage and inductor current, as shown in
Fig. 3(a) and (b), respectively.
By substituting (31) and (32) in (16)–(19) and (25)–(28), they
can be rewritten as follows:
XA =
√
(Vmin − Es)2 + [(Imax − I0)/(ωC)]2 (33)
ΦA = tan−1 [(Vmin − Es)/ ((Imax − I0)/ωC)] (34)
XS =
√
(Vmax)2 + (−Imin/ωC)2 (35)
ΦS = tan−1 [Vmax/(−Imin/ωC)] (36)
F (1) = − Vmax + Es + XA sin (ω(1 − ds)Ts + ΦA)
= 0 (37)
F (2) = − Imin + I0 + XAωC · cos (ω(1 − ds)Ts + ΦA)
= 0 (38)
F (3) = − Vmin + XS sin(ωdsTs + ΦS)
= 0 (39)
F (4) = Imax + XSωC · cos(ωdsTs + ΦS)
= 0. (40)
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Since the equivalent dc-link voltage applied to the VSI is
given by the average value of Vi during the Active-1 state












For a three-phase VSI operated with sinusoidal PWM, the
peak value of fundamental line to neutral output voltage (Vm)
is given by [19], MV iA/2, where M is the modulation in-








By neglecting the power losses in the inverter and the effects of
harmonics on the ac side, the average power transferred from
the dc link can be equated to the power delivered to the ac load
over one ac cycle as [19]
V iAI0(1 − ds) = (3/2)VmIm cos φ (43)
where Im is the peak phase current on the ac side and φ is the
power factor angle of the load on the ac side of the inverter. By
substituting V iA = 2Vm/M in (43), it can be rewritten as
F (6) = −I0 + (3/4)MIm(cos φ)/(1 − ds) = 0. (44)
Finally, the relationship between M and ds is a result of the
control strategy that is adopted to switch the VSI. For example,
in simple-boost control [2] and constant-boost control [15], ds
is kept constant at (1 − M) and (1 −
√
3M/2), respectively.
Therefore, in general, M can be written as a function of ds as
M = f(ds). (45)
In order to determine the inductor and capacitor sizes for a
given operating condition, six nonlinear equations (37)–(40),
(42), and (44) should be solved together with the six algebraic
equations (7), (33)–(36), and (45).
B. Solution Process
In view of solving the derived equations, it is necessary to
categorize the 19 variables used in the equations, as given in
the following:
1) input data (known circuit parameters): Es, Ts, Vm, Im,
and φ;
2) output data (unknown variables): L, C, ds, I0, Vmax, and
Imax;
3) design variables (specified by the user): Vmin and Imin
4) internal variables (only used to maintain the clarity of the
equations): XA, ΦA, XS , ΦS , ω, and M .
In order to obtain the values for the six unknown variables,
six nonlinear equations [F (1) to F (6)], given in (37)–(40),
(42), and (44), should be solved simultaneously using a numeri-
Fig. 4. Waveforms of (a) capacitor voltage and (b) inductor current, for small
ripples.
cal iterative routine such as “Fsolve” of Matlab. The six internal
variables are directly expressed in terms of the other variables
and parameters by the six algebraic equations (7), (33)–(36),
and (45). If necessary, these internal variables can be elimi-
nated by substituting them in the six nonlinear simultaneous
equations to be solved by the numerical method. However, they
can also be retained in the iteration routine to maintain clarity
of the equations.
In order to start the iteration process, a set of initial values for
the unknown variables must also be provided to the numerical
routine. The approximate method of design described in the
following section using linear waveforms is therefore proposed
to obtain the initial values of the six unknown variables.
C. Initial Values
The design method described here assumes that the capacitor
voltage and inductor current vary linearly with time. This
assumption is accurate when the ripples of these variables are
small compared to their average values. Since larger ripple
contents increase the current and voltage ratings of all the
devices in ZSI and also increase the harmonic content in the
output ac waveform, practical ZSI is normally designed with
large capacitors and inductors. Therefore, the method given
hereinafter can be used to approximately size the components
in most cases.
Fig. 4 shows the linear waveforms of the capacitor voltage
and inductor current for one switching cycle of the dc link. By
taking the peak ripples and average values of capacitor voltage
and inductor current as ΔVc, V c, ΔIl, and I l, respectively, the
maximum and minimum values of the two variables can be
written as
Vmin = V c − ΔVc = (1 − kv)V c
Imin = I l − ΔIl = (1 − ki)I l (46)
Vmax = V c + ΔVc = (1 + kv)V c
Imax = I l + ΔIl = (1 + ki)I l (47)
where kν = ΔVc/V c and ki = ΔIl/I l are the ripple factors of
the two waveforms and indeed are the two “design variables”
for a design based on linear waveforms.
With linear variations of waveforms, from (1), ΔVc and ΔIl
can be expressed as
ΔVc = (IcΔt)/C ΔIl = (V lΔt)/L. (48)
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Considering the Shoot-Through-1 period
C = (I ldSTs)/(2ΔVc) L = (V cdSTs)/(2ΔIl). (49)
Since the average inductor voltage and average capacitor
current over a complete switching cycle in steady state are
zero [2]
V c/Es = I l/I0 = λ (50)
where λ = (1 − dS)/(1 − 2dS).
By combining (49) and (50)
C = I0dSTs/(2kvEs) L = EsdSTs/(2kiI0). (51)








Thus, if Es, Im, φ, ds, Ts, and M are known, C and L, for
any control strategy, can be calculated from (48) to result in the
desired levels of ripples.
Furthermore, by using (10) and (50)
V iA = (2λ − 1)Es ⇒ V iA = Es/(1 − 2ds). (53)
1) Simple-Boost Control: For simple-boost control, the re-
lationship between M and ds is [2]
M = 1 − ds. (54)
Substituting this in (44)
I0 = (3/4)Im cos φ. (55)
By equating V iA = 2Vm/M in (53) and substituting for M
from (54)
λ = 2Vm/Es ⇒ dS = (2Vm − Es)/(4Vm − Es). (56)
With the substitution of λ and dS from (56) in (50) and (52),
respectively, it can be found that
V c = 2Vm I l = 2VmI0/Es (57)
C =




3kiIm cos φ(4Vm − Es)
. (58)
Hence, the sizing of capacitance and inductance can be easily
done with (58) for simple-boost control.
2) Constant-Boost Control: For constant-boost control, the
relationship between M and ds is [15]
M = 2(1 − ds)/
√
3. (59)
With this as the only change, the corresponding equations of





Im cos φ (60)
λ =
√





























D. Determining the Critical Values of Capacitance and
Inductance
As given by (30), the Shoot-Through-2 state appears when
the minimum capacitor voltage Vmin drops below one-half of
the dc source voltage. The capacitance C that produces the
critical condition
Vmin = Es/2 (64)
is defined as the “critical capacitance.” It can be determined by
the design method described in Section III-A by using (64) to
set the value of the design variable Vmin.
In the same manner, the Active-2 state appears when the
minimum inductor current Imin drops below one-half of the
load current I0, as predicted by (21). The inductance L that
produces the critical condition
Imin = I0/2 (65)
is therefore defined as the “critical inductance.” The value of
critical inductance can be obtained by using (65) as the related
design variable in the design method given in Section III-A.
When both (64) and (65) are used together, both variables are
corresponding to their critical values. Further reduction in CC
or L will introduce static states during the operation.
IV. DESIGN EXAMPLES
In the selected example, a three-phase 50-Hz 55-V (line)
5-A Y-connected load with a lagging power factor of 0.8 is
supplied by a dc source of 20 V through a ZSI operating at
5 kHz and controlled by simple-boost control. For this case, the
known input data of the system can be listed as Es = 20 V,
Ts = 10−4 s, Vm = 44.9 V, Im = 7.071 A, and φ = 36.87◦.
A. Design for 5% Ripple in Both Capacitor Voltage and
Inductor Current
In order to demonstrate a design with low ripple in both
capacitor voltage and inductor current, a ripple factor of 5%
(i.e., kν = ki = 0.05) is selected. For the simple-boost control,
the initial values of the unknown variables and the values of
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Fig. 5. Results of the converter designed for 5% ripple. (a) Simulation.
(b) Experimental.
two design variables can be obtained by using (46) and (47),
and (55)–(58) as
V c = 89.8 V Vmax = 94.29 V Vmin = 85.31 V
I l = 19.05 A Imax = 20 A Imin = 18.1 A
I0 = 4.24 A ds = 0.437 C = 92.77 μF
L = 2.06 mH.
With all the circuit parameters, design variables, and initial
values of the unknown variables known, the set of nonlinear
equations (37)–(40), (42), and (44) are solved simultaneously
by using “fsolve” routine of Matlab. The resulting values of the
unknown variables are
Vmax = 94.15 V Imax = 19.97 A ds = 0.437
I0 = 4.24 A C = 94.25 μF L = 2.1 mH.
It is evident from the results of the design that the final
values are very close to the supplied initial values. Therefore,
when low ripple factors are selected, initial values given by
Section III-C can be treated as the final values without much
error. Furthermore, in the case of simple-boost control and
maximum constant-boost control methods, the current I0 is
constant, as given by (55) and (60), respectively. Therefore,
the number of unknown variables and, hence, the number of
simultaneous nonlinear equations to be solved can be reduced
to five in such cases.
Since the focus of this paper is designing the impedance
network and not the operation of the VSI, the simplified circuit
shown in Fig. 2 is employed during simulations and experi-
ments. Hence, a highly inductive RL load that draws the desired
load current I0 is connected to the dc link during the active pe-
riod. During the shoot-through period, a semiconductor switch
across the dc link is turned on to effect a short circuit to the
dc link.
1) Simulation Results: The computer simulation results ob-
tained using Matlab/Simulink software for the data resulted
from the design process, i.e., C = 94.25 μF, L = 2.1 mH, and
ds = 0.437 are shown in Fig. 5(a). All the parasitic resistances
were ignored, and an RC snubber was included across the
switch. The capacitor voltage and inductor current followed
the predicted values very closely, as given in Table II. As can
be seen from these results, the ripple factors are very close to
TABLE II
RESULTS FOR THE DESIGN WITH 5% RIPPLE
the predicted value of 0.05, and the average inductor current
is also very close to the predicted value of 19.03 A. The 5%
drop in the average voltage can be attributed to the effect of the
snubber circuit and the voltage drops across the diode and the
semiconductor switch.
2) Experimental Results: In the converter implemented in
the laboratory for the aforementioned design, measured circuit
parameters were as given next
C = 79.7 and 78.6 μF L = 2.037 and 2.114 mH.
Note here that the available capacitance was about 20% lower
than the designed value of 94.25 μF. Experimental results for
this design are shown in Fig. 5(b), and the numerical values
extracted from the figure are given in Table II. According to the
waveforms and data given in Table II, it is clear that the con-
verter operates as expected with linear waveforms. The average
value and peak ripple of inductor current and the peak ripple
of capacitor voltage match very well with the values predicted
by the design process. However, there is a very significant
drop in average capacitor voltage. This can be attributed to
parasitic resistances in the circuit components. The ripple factor
of capacitor voltage is high compared to the expected value
of 5% mainly due to the drop of average capacitor voltage.
Second, the capacitors used in the converter were smaller than
the designed value.
B. Design for Critical Values of Capacitance and Inductance
In order to design ZSI so that it operates under the critical
condition with regard to the capacitor voltage and inductor
current, the values of the two design variables should be set
as Vmin = 10 V and Imin = 2.12 A, according to (64) and
(65). Noting here that the initial values of V c, I l, ds, and I0
remain the same for any ripple factor, the two ripple factors
can be calculated using (45) as kν = (89.8 − 10)/89.8 = 0.89
and ki = (19.05 − 2.12)/19.05 = 0.89. Then, the maximum
values of capacitor voltage and inductor current are calculated
using (46) as Vmax = 169.7 V and Imax = 36.0 A. The initial
values of capacitance and inductance are finally calculated
using (58) as C = 4.93 μF and L = 109.5 μH.
With the known input data, design variables, and the initial
values, the design process yields the following final values of
unknown variables:
Vmax = 134.8 V Imax = 28.6 A ds = 0.449
I0 = 4.24 A C = 6.7 μF L = 148.8 μH.
From these values, it is clear that they are significantly
different from their initial values. Therefore, when the ripple
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Fig. 6. Simulation results showing the appearance of static states.
Fig. 7. Experimental results around the critical values of capacitance and
inductance. (a) C = 6 μF; L = 148 μH. (b) C = 6 μF; L = 44 μH.
factors can be allowed to be high, higher accuracy can be
obtained by using the equations derived in Section III-A.
1) Simulation Results: In order to demonstrate that the static
states appear when the C and L are sized slightly lower than
the designed values, computer simulations were performed for
C = 5 μF and L = 140 μH. The other parameters were set at
their designed values. As shown in Fig. 6, one switching cycle
contains all four possible states. During the Shoot-Through-2
state, the capacitor voltage oscillates around Es/2 = 10 V,
and the inductor current increases linearly. Similarly, the in-
ductor current remains at I0/2 = 2.1 A, and the capacitor
voltage drops linearly during the Active-2 state, as predicted in
Section II.
2) Experimental Results: Fig. 7 shows two sets of results
obtained for the same capacitance and two different values of
inductance. In both figures, the zero level for all waveforms is
set at the bottom line of the figures. As shown in Fig. 7(a) for
C = 6 μF and L = 148 μH, the Shoot-Through-2 state occurs
for a small period where the capacitor voltage oscillates around
Es/2 = 10 V and the inductor current increases linearly. This
can be expected because the capacitance used is slightly below
the design value of 6.7 μF. However, the Active-2 period does
not occur because the minimum inductor current is above the
critical value of I0/2 = 2.1 A. When the impedance network
is built with a lower inductance L = 44 μH and the same ca-
pacitance as before, both Active-2 and Shoot-Through-2 states
appear, as can be seen in Fig. 7(b).
Therefore, when the capacitance and inductance are sized
below the designed values, unwanted static states appear in the
waveforms. From Fig. 7(b), it is clearly seen that the waveforms
predicted in Section II for the various steady states appear in
the same manner in the practical setup. The capacitor volt-
age oscillates around Es/2 = 10 V, and the inductor current
increases linearly in the Shoot-through-2 state. Similarly, the
inductor current remains at I0/2 = 2.1 A, and the capacitor
voltage drops linearly during the Active-2 state. Furthermore,
it is also clear that the dc-link voltage waveform is far from
being constant during the Active-1 state. As a result, the output
voltage of ZSI will contain large amounts of harmonics if
operated with larger ripples in capacitor voltage.
V. CONCLUSION
All possible operating states of a ZSI were analyzed and the
equations were derived to predict the behavior of ZSI in steady
state. Through the analysis, it was shown that, as the ripples of
the capacitor voltage and inductor current become large, three
additional static states appear in addition to the commonly used
three dynamic states. Based on the equations derived, a method
has been proposed to design the impedance network accurately
for any operating condition by considering the nonlinearity of
waveforms. This nonlinear design method can be used to lower
the sizes of inductors and capacitors by allowing the ripples to
be large. Furthermore, it can also be used to obtain the critical
values of capacitance and inductance. However, larger ripple
content in capacitor voltage results in a larger harmonic content
in the output ac waveform and increases voltage ratings of all
the components. On the other hand, larger ripple in inductor
current results in higher current ratings for the dc supply and
all the other components. Therefore, a compromise should be
made in deciding the allowable ripple factor of the capacitor
voltage and inductor current. When the ripple factors are set
to small values, the initial values derived by assuming linear
waveforms can be used to simplify the numerical calculations
without much error in accuracy. The accuracy of the design
methods was verified by computer simulations and laboratory
experiments. In the experimental setup, the parasitic resistances
of the converter were seen to cause a significant drop in the
voltage gain of the converter, particularly when operated with
relatively large currents.
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